

FIG. 1A




FIG. 1B




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12





FIG. 13






FIG. 15




FIG. 16




FIG. 17




FIG. 18





FIG. 19







FIG. 22





FIG. 23






FIG. 25




FIG. 26




FIG. 27




FIG. 28




FIG. 29




FIG. 34




FIG. 35




FIG. 36




FIG. 37




FIG. 38




FIG. 39




FIG. 40





FIG. 41



The diagram illustrates a memory cell block and its associated peripheral control logic. The memory cell block is divided into two main sections, 1a and 1b, each containing a grid of memory cells. The cells are organized into columns labeled BL and \overline{BL} . The rows are labeled with various control signals: WL, BSA, BLI, SP, SN, BLEQ, VBL, I/O BUS 40, and BSB. The cells are connected to these signals through a series of transistors and gates, with some cells being labeled with numbers 2, 3, and 4. The peripheral control logic includes a POWER SUPPLY LOWERING CKT (60) connected to Vcc and Vss, and a DUMMY GND LEVEL GENERATING CKT (19) connected to Vss. The control logic also includes a SENSE AMP. BAND (2a) and a SENSE AMP. BAND (2b). The diagram shows the internal structure of the memory cells and the control logic, including the connections to the power supply and ground.




FIG. 43




FIG. 44




FIG. 45




FIG. 46




FIG. 47




FIG. 48




FIG. 49




FIG. 50




FIG. 51





FIG. 54





FIG. 55






FIG. 57




FIG. 58




FIG. 59




FIG. 60




FIG. 61




FIG. 62




FIG. 63





FIG. 64



The diagram shows three digital signals over time. The 'TEST' signal is a trapezoidal pulse that rises, stays high for a duration indicated by a dotted line, and then falls. The 'Vref1' signal is a trapezoidal pulse that rises when TEST rises and falls when TEST falls. The 'Vref2' signal is a trapezoidal pulse that falls when TEST rises and rises when TEST falls. Vertical double-headed arrows indicate the high and low levels of Vref1 and Vref2 during the TEST pulse.

The schematic diagram illustrates a multi-bit DAC circuit. It features a current source I connected to a resistor $R1$. The circuit includes several transistors: $Tr81$, $Tr82$, $Tr83$, and $Tr84$. The output voltages are V_{ref1} and V_{ref2} . The circuit is connected to an external V_{cc} source. The current I is split into $I_n \times I$ and I . The resistors are labeled $R1n$, $R21n$, $R212$, $R211$, $R31m$, $R312$, and $R311$. The transistors are labeled $Tr81$, $Tr82$, $Tr83$, and $Tr84$. The output voltages are V_{ref1} and V_{ref2} .

FIG. 67






FIG. 68






FIG. 71




FIG. 72




FIG. 73




FIG. 74




FIG. 77




FIG. 78




FIG. 79




FIG. 80




FIG. 81





FIG. 82






FIG. 83

FIG. 84




FIG. 85




FIG. 86





FIG. 87






FIG. 89




FIG. 90




FIG. 91




FIG. 92




FIG. 93




FIG. 94




FIG. 95




FIG. 96




FIG. 97




FIG. 98





FIG. 100




FIG. 101 PRIOR ART




FIG. 102
PRIOR ART

